Session 2: Memory hierarchy

COMP52315: performance engineering


Lawrence Mitchell*

^{*}lawrence.mitchell@durham.ac.uk

Sum reduction benchmark

In exercise 1, you hopefully produced a plot similar to this one.

Notice how the SIMD code has four distinct performance plateaus, whereas the scalar code only really has two.



Performance peak

Aux

- Broadwell chips can issue up to one ADD (scalar or vector) per cycle.
- Peak clock speed is 2.9GHz for this hardware.

Question

Why does the vectorised code not achieve theoretical peak for all vector sizes?

Vector peak: The Vector peak: 2.9
$$\times$$
 8 = 23.2 Georges Scalar peak m 1 flat 2-9 \times 1 = 2-9

Performance peak

- Broadwell chips can issue up to one ADD (scalar or vector) per cycle.
- Peak clock speed is 2.9GHz for this hardware.

Question


Why does the vectorised code not achieve theoretical peak for all vector sizes?

Lack of hardware resource

Recall that as well as worrying about instruction throughput, we have to think about data transfers.

⇒ need to consider the memory hierarchy.


Memory hierarchy



⇒ Purpose of many optimisations is to refactor algorithms to keep data in fast memory.

See https://colin-scott.github.io/personal_website/research/interactive_latency.html for more detail on latencies

Main idea for caches



- Add hierarchy of small, fast memory.
- Keeps a copy of frequently used data, speeding up access
- Typically not possible to a priori know which data will be needed frequently.
- ⇒ Caches rely on *princple of locality*

Principle of locality

- Normally impossible to decide before execution exactly which data will be needed "frequently".
- In practice, most programs (could) exhibit *locality* of data access.
- · Optimised algorithms will attempt to exploit this locality.

Temporal locality

If I access data at some memory address, it is likely that I will do so again "soon".

Spatial locality

If I access data at some memory address, it is likely that I will access neighbouring addresses.

Temporal locality

- The first time we access an address, it is loaded from main memory and stored in the cache.
- We pay a (small) penalty for the first load (storing is not free).
- But subsequent accesses to that address use the copy in the cache, and are much faster.

Sum reduction

Access to 16 entries of s exhibits temporal locality. Makes sense to keep all of s in cache.

Spatial locality

- When accessing an address a, we load and store it in the cache.
- We also load and store neighbouring addresses, e.g. a + 1, a + 2, a + 3 at the same time.
- We pay a penalty for the first load (because we're loading more data).
- Hope that next load is for a + 1, then access will be fast.

Sum reduction

Mardiane des hés lo quess he restaddress

Access to a exhibits spatial locality. Makes sense when loading a[i] to also load a[i+1] (it will be used in the next iteration).

h be borded -s prefebblig.

Designing a cache

Important questions

- 1. When we load data into the cache, where do we put it?
- 2. If we have an address, how do determine if it is in the cache?
- 3. What do we do when the cache becomes full?
 - (1) & (2) are intimately related.


Putting data in a cache

- Each datum uniquely referenced by its address, K bits. Usually K=32or K = 64.
- Need to turn this large address into a cache location.

Direct mapped caches

- Cache can store 2^N bytes.
- Divided into blocks each of 2^M bytes. 2⁶ cache his *
 Each address references one byte. > 64 bit address
 Uso Maite for the content of the cache his *
- Use N bits of the address, to select which slot in the cache to use.

Direct mapped caches: indexing



Block 0	Byte 0	Byte 1	 Byte 2 ^M
Block 1			
:			
Block 2 ^{N-M}			

- Byte select: Use lowest M bits to select correct byte in block.
- Cache index: Use next N-M bits to select correct block.
- Cache tag: Use remaining K N bits as a key.

Choice of block size

- Data is loaded one block at a time (also called cache lines).
- · Immediately exploits spatial locality.
- · Larger blocks are not always better.
- · Almost all modern CPUs use 64byte block size.

Corollary

Cache-friendly algorithms work on cache line sized chunks of data.

Direct mapped caches: eviction



- What happens if two addresses have the same low bit pattern?
- We have a conflict.
- · Resolution: newest loaded address wins.
- This is a least recently used (LRU) eviction policy.


What can go wrong?

```
int a[64], b[64], r = 0;
for (int i = 0; i < 100; i++)
  for (int j = 0; j < 64; j++)
    r += a[j] + b[j];</pre>
```

- 1KB cache
- · 32 byte block size
- So N = 10, M = 5.
 32 blocks in the cache.

64x4 + 64x4 = S12Bytes < 1024 bytes so a 6 b, bMc fit is cacle together.

```
for (int j = 0; j < 64; j++)
r += a[j] + b[j];
```



```
\delta a[00] = b... 00000 00000 => line 0, byte offset 0
\delta a[01] = b... 00000 00100 => line 0, byte offset 4
\delta a[02] = b... 00000 01000 => line 0, byte offset 8
\delta a[03] = b... 00000 01100 => line 0, byte offset 12
\delta a[04] = b... 00000 10000 => line 0, byte offset 16
8a[05] = b... 00000 10100 => line 0, byte offset 20
a[06] = b..._00000_11000 => line 0, byte offset 24
\delta a[07] = b... 00000 11100 => line 0, byte offset 28
\delta b[00] = b... 11100 00000 => line 28, byte offset 0
8b[01] = b... 11100 00100 => line 28, byte offset 4
8b[02] = b..._11100_01000 => line 28, byte offset 8
&b[03] = b... 11100 01100 => line 28, byte offset 12
8b[04] = b..._11100_10000 => line 28, byte offset 16
&b[05] = b... 11100 10100 => line 28, byte offset 20
8b[06] = b..._11100_11000 => line 28, byte offset 24
&b[07] = b... 11100 11100 => line 28, byte offset 28
```

Birl 32 teshes

```
for (int j = 0; j < 64; j++)
r += a[j] + b[j];
```

a _{0:7}	a _{8:15}	a _{16:23}	a _{24:31}
b _{0:7}	b _{8:15}	b _{16:23}	b _{24:31}

```
\delta a[00] = b..._00000_00000 => line 0, byte offset 0
\delta a[01] = b... 00000 00100 => line 0, byte offset 4
\delta a[02] = b... 00000 01000 => line 0, byte offset 8
\delta a[03] = b... 00000 01100 => line 0, byte offset 12
\delta a[04] = b... 00000 10000 => line 0, byte offset 16
&a[05] = b... 00000 10100 => line 0, byte offset 20
&a[06] = b... 00000 11000 => line 0, byte offset 24
\delta a[07] = b... 00000 11100 => line 0, byte offset 28
\delta b[00] = b... 11100 00000 => line 28, byte offset 0
8b[01] = b... 11100 00100 => line 28, byte offset 4
8b[02] = b... 11100 01000 => line 28, byte offset 8
&b[03] = b... 11100 01100 => line 28, byte offset 12
8b[04] = b..._11100_10000 => line 28, byte offset 16
8b[05] = b... 11100 10100 => line 28, byte offset 20
&b[06] = b..._11100_11000 => line 28, byte offset 24
&b[07] = b... 11100 11100 => line 28, byte offset 28
```

```
for (int j = 0; j < 64; j++)
r += a[j] + b[j];
```

b _{32:39}	a _{8:15}	a _{16:23}	a _{24:31}
a _{32:39}			
b _{0:7}	b _{8:15}	b _{16:23}	b _{24:31}

```
\delta a[00] = b..._00000_00000 => line 0, byte offset 0
\delta a[01] = b... 00000 00100 => line 0, byte offset 4
\delta a[02] = b... 00000 01000 => line 0, byte offset 8
\delta a[03] = b... 00000 01100 => line 0, byte offset 12
\delta a[04] = b... 00000 10000 => line 0, byte offset 16
&a[05] = b... 00000 10100 => line 0, byte offset 20
&a[06] = b... 00000 11000 => line 0, byte offset 24
\delta a[07] = b... 00000 11100 => line 0, byte offset 28
\delta b[00] = b... 11100 00000 => line 28, byte offset 0
8b[01] = b... 11100 00100 => line 28, byte offset 4
8b[02] = b... 11100 01000 => line 28, byte offset 8
&b[03] = b... 11100 01100 => line 28, byte offset 12
8b[04] = b..._11100_10000 => line 28, byte offset 16
&b[05] = b... 11100 10100 => line 28, byte offset 20
8b[06] = b... 11100 11000 => line 28, byte offset 24
&b[07] = b... 11100 11100 => line 28, byte offset 28
```

```
for (int j = 0; j < 64; j++)
r += a[j] + b[j];
```

b _{32:39}	b _{40:47}	a _{16:23}	a _{24:31}
a _{32:39}	a _{40:47}		
b _{0:7}	b _{8:15}	b _{16:23}	b _{24:31}

```
\delta a[00] = b..._00000_00000 => line 0, byte offset 0
\delta a[01] = b... 00000 00100 => line 0, byte offset 4
\delta a[02] = b..._00000_01000 => line 0, byte offset 8
\delta a[03] = b... 00000 01100 => line 0, byte offset 12
\delta a[04] = b... 00000 10000 => line 0, byte offset 16
&a[05] = b... 00000 10100 => line 0, byte offset 20
&a[06] = b... 00000 11000 => line 0, byte offset 24
\delta a[07] = b... 00000 11100 => line 0, byte offset 28
\delta b[00] = b... 11100 00000 => line 28, byte offset 0
8b[01] = b... 11100 00100 => line 28, byte offset 4
8b[02] = b... 11100 01000 => line 28, byte offset 8
&b[03] = b... 11100 01100 => line 28, byte offset 12
8b[04] = b..._11100_10000 => line 28, byte offset 16
&b[05] = b... 11100 10100 => line 28, byte offset 20
&b[06] = b..._11100_11000 => line 28, byte offset 24
&b[07] = b... 11100 11100 => line 28, byte offset 28
```

```
for (int j = 0; j < 64; j++)
r += a[j] + b[j];
```

b _{32:39}	b _{40:47}	b _{48:55}	a _{24:31}
a _{32:39}	a _{40:47}	a _{48:55}	
b _{0:7}	b _{8:15}	b _{16:23}	b _{24:31}

```
\delta a[00] = b..._00000_00000 => line 0, byte offset 0
\delta a[01] = b... 00000 00100 => line 0, byte offset 4
\delta a[02] = b... 00000 01000 => line 0, byte offset 8
\delta a[03] = b... 00000 01100 => line 0, byte offset 12
\delta a[04] = b... 00000 10000 => line 0, byte offset 16
&a[05] = b... 00000 10100 => line 0, byte offset 20
&a[06] = b... 00000 11000 => line 0, byte offset 24
\delta a[07] = b... 00000 11100 => line 0, byte offset 28
\delta b[00] = b... 11100 00000 => line 28, byte offset 0
8b[01] = b... 11100 00100 => line 28, byte offset 4
8b[02] = b... 11100 01000 => line 28, byte offset 8
&b[03] = b... 11100 01100 => line 28, byte offset 12
8b[04] = b..._11100_10000 => line 28, byte offset 16
&b[05] = b... 11100 10100 => line 28, byte offset 20
8b[06] = b... 11100 11000 => line 28, byte offset 24
&b[07] = b... 11100 11100 => line 28, byte offset 28
```

for (int j	= 0; j < 64	; j++)	. M	After	all	64	ren	kŝ.			
r += aL	= 0; j < 64 j] + b[j];	Holace	SIL .	•							
2	Jest ->	। स्	ao:7	_	. []						
b _{32:39}	b _{40:47}	b _{48:55}	$b_{56:63}$	ad	$\delta a[00] = b$ $\delta a[01] = b$	00000		line 0,	byte	offset	4
a _{32:39}	a _{40:47}	a _{48:55}	a _{56:63}	1 hult	$\delta a[02] = k$ $\delta a[03] = k$				-		
				HA.	$\delta a[04] = k$ $\delta a[05] = k$		_	-			
					$\delta \mathbf{a}[06] = \mathbf{k}$ $\delta \mathbf{a}[07] = \mathbf{k}$				-		
					&b[00] = b	11100	_00000 =>	line 28	, byte	offse	t 0
					8b[01] = b $8b[02] = b$	11100	 _01000 =>	line 28	, byte	offse	t 8
					8b[03] = b $8b[04] = b$				-		
b _{0:7}	b _{8:15}	b _{16:23}	b _{24:31}		8b[05] = b $8b[06] = b$	_	_				
	-0.15	- 10.23	24.31		&b[07] = k	11100	_11100 =>	line 28	, byte	offse	t 28

Cache thrashing

What can go wrong?

```
int A[64], B[64], r = 0;
for (int i = 0; i < 100; i++)
  for (int j = 0; j < 64; j++)
    r += A[j] + B[j];</pre>
```

- · 1KB cache
- · 32 byte block size
- So N = 10, M = 5.
 32 blocks in the cache.

Cache thrashing

- We need $2 \cdot 64 \cdot 4 = 512$ bytes to store A and B in cache. This only requires 16 blocks, so our cache is large enough.
- But if the addresses match in the low bits, we will try and store to same locations.
- In worst case, every load of B[j] evicts A[j], and vice versa.

Cache associativity

Direct mapped

- Each block from main memory maps to exactly one cache line.
- LRU eviction policy (new data overwrite old).

Fully associative

- Each byte from main memory can maps to any cache line.
- Most flexible, but also expensive.

k-way set associative

- k "copies" of a direct mapped cache. Each block from main memory maps to one of k cache lines, called sets.
- Typically use LRU eviction.
- Usual choice: $N \in \{2, 4, 8, 16\}$.
- Skylake has N=8 for L1, N=16 for L2, N=11 for L3.

Exercise: cache bandwidth

- · Let's try and do this in the round again.
- Goal is to benchmark the memory bandwidth as a function of vector size to see what we observe.
- We will use the results to explain the observations of the sum reduction benchmark.

 \Rightarrow over to you.

Exercises linked from DUO or at


https:

//teaching.wence.uk/comp52315/exercises/exercise02/

Results

You hopefully produced a plot similar to this one.


I added the floating point throughtput of the sum reduction so we can compare the plateaus.



Results

You hopefully produced a plot similar to this one.

I added the floating point throughtput of the sum reduction so we can compare the plateaus.




Interpretation

- Vectorised addition requires 1 32Byte load/cycle (for the 8 floats)
- Accumulation parameter held in a register.
- \Rightarrow requires sustained load bandwidth of 32 \times 2.9 = 92.8GByte/s
 - From L1 (less than 32kB) we see sustained bandwidth of around 300GByte/s ⇒ floating-point throughput is limit.
 - L2 (less than 256kB) provides around 80GByte/s or around 27Bytes/cycle ⇒ 6.75 floats/cycle ⇒ peak is around 19GFlops/s.
 - L3 (less than 30MB) provides around 36GByte/s or around 12Bytes/cycle ⇒ 2.75 floats/cycle ⇒ peak is around 8GFlops/s.
 - Main memory provides around 13GByte/s or around 4.5Bytes/cycle ⇒ 1.1floats/cycle ⇒ peak is around 3.25GFlops/s.


Adding bandwidth-induced limits

Not bad for a pen-and-paper exercise.



Memory/node topology

likwid-topology reports an ASCII version of diagrams like this.



More than one core

- So far, just looked at performance when we use a single core.
- In practice, most scientific computing algorithms will be parallel
- ⇒ How does this affect the performance?

Scalable vs. Saturating


CPU cores are a scalable resource.

Adding a second core doubles the number of floating point operations we can perform.

Memory bandwidth is a *saturating resource*. Outside of L2 cache (L3, main memory), CPU cores compete for the same resource.


Scalable vs. Saturating

Shared resources might show saturating performance 10



Cores

Parallel resources show scalable performance



Exercise: memory bandwidth saturation

- Goal is to benchmark the memory bandwidth for different vector sizes as a function of number of cores
- · Will then look at scaling of sum reduction with cores
- \Rightarrow over to you.

Exercises at

https:

//teaching.wence.uk/comp52315/exercises/exercise03/

Conclusions on hardware architecture

Performance considerations

- How many instructions are required to implement an algorithm
- How efficiently those instructions are executed on a processor
- The runtime contribution of the data transfers

Complex "topology" of hardware

- Many layers of parallelism in modern hardware
- Sockets: around 1-4 CPUs on a typical motherboard
- Cores: around 4-32 cores in a typical CPU
- SIMD/Vectorisation: typically 2-16 single precision elements in vector registers on CPUs
- Superscalar execution: typically 2-8 instructions per cycle

Challenges for program development

- We will focus most of our efforts on SIMD and some superscalar execution here.
- An ongoing challenge is that most programming models do not offer a lot of explicit access to parallelism.
- ⇒ will look at mechanisms to convince compilers to "do the right thing".